Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 48

Vivado design suite 2014.2. characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222 IBERT:
Table of Contents

Advertisement

Chapter 2: Creating the GTH IBERT Core
10. In the Manage IP window
X-Ref Target - Figure 2-8
48
Send Feedback
IP and select Open IP Example Design
design, press OK, and the design opens in a new Vivado window.
Figure 2-8: Open IP Example Design
www.xilinx.com
(Figure
2-3), in the Sources window, right-click the IBERT
(Figure
2-8). Specify a location to save the
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents