Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 17

Vivado design suite 2014.2. characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222 IBERT:
Table of Contents

Advertisement

5.
X-Ref Target - Figure 1-12
6.
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
In the Select Hardware Target window, the xilinx_tcf cable appears under
Hardware Targets, and the JTAG chain contents of the selected cable appear under
Hardware Devices
(Figure
Clock Frequency at the default value (15 MHz). Click Next.
Figure 1-12: Select Hardware Target
In the Open Hardware Target Summary window, click Finish. The wizard closes and
the Vivado Design Suite opens the hardware target.
www.xilinx.com
Running the GTH IBERT Demonstration
1-12). Select the xilinx_tcf target and keep the JTAG
17
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents