Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 34

Vivado design suite 2014.2. characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222 IBERT:
Table of Contents

Advertisement

Chapter 1: VC7222 IBERT Getting Started Guide
3.
X-Ref Target - Figure 1-29
34
Send Feedback
Vivado Design Suite reports that the XC7VH580T is programmed and displays the
SuperClock-2 VIO core and the IBERT core. To configure the SuperClock-2 module,
click Tools > Run Tcl Script
to the setup_scm2_255_00.tcl script in the extracted files and click OK.
Figure 1-29: Run TCL Script
www.xilinx.com
(Figure
1-29). In the Run Script window, navigate
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents