Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 32

Vivado design suite 2014.2. characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222 IBERT:
Table of Contents

Advertisement

Chapter 1: VC7222 IBERT Getting Started Guide
To start the SuperClock-2 module:
1.
X-Ref Target - Figure 1-27
32
Send Feedback
The Vivado Design Suite Hardware window shows the System ACE and the
XC7VH580T device. The XC7VH580T device is reported as programmed when an SD
card is used to program the FPGA during power reset
not available to program the XC7VH580T device, select the device, and in the
Hardware Device Properties window, enter the file path to the programming and the
probes files associated with the Q300 IBERT design. The files are in the extracted
IBERT files:
../vc7222_ibert_q300_225.bit
../vc7222_ibert_q300_debug_nets.ltx
Figure 1-27: Adding the Probes File
www.xilinx.com
(Figure
1-27). If the SD card is
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents