Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual page 54

Vivado design suite 2014.2. characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222 IBERT:
Table of Contents

Advertisement

Chapter 2: Creating the GTH IBERT Core
17. In the Program Manager, under Program and Debug, click Generate Bitstream
X-Ref Target - Figure 2-15
18. When the Bitstream Generation Completed dialog window appears, click Cancel
X-Ref Target - Figure 2-16
19. Navigate to the
54
Send Feedback
(Figure
2-15). A window pops up asking if it is ok to launch implementation. Click
Yes.
Figure 2-15: Generate Bitstream
(Figure
2-16).
Figure 2-16: Bitstream Generation Completed
..\ibert_7series_gtz_0\ibert_7series_gtz_0_example\ibert_7serie
s_gtz_0_example.runs\impl_1 directory to locate the generated bitstream.
www.xilinx.com
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents