Table of Contents
Advertisement
System Level Optimization
Table 3-2.
Internal SRAM Access Latency and Throughput for Different Frequencies (Silicon
Measurement Pending)
Core Clock
Speed (MHz)
(up to)
104
208
312
† Store throughput is similar
•
Setting wait-states for static memory
For static memory, it is important to use the correct number of wait-states to get optimal
performance. The Intel® PXA27x Processor Family Developer's Manual explains the
possible values in the MSCx registers. These registers control wait states and set up the access
mode used. For flash memory that supports burst-of-four reads or burst-of-eight reads, these
modes provide improvements in reading and executing from flash.
•
CAS latency for SDRAM
For SDRAM the key parameter is the CAS latency. Lower CAS latency gives higher
performance. Most current SDRAM supports a CAS latency of two
•
Setting of the APD bit
Use of the APD bit in the memory controller can save power, however can also increase the
memory latency. For high performance the APD bit should be cleared.
•
Buffer Strength registers
The output drivers for the PXA27x processor external memory bus have programmable
strength settings. This feature allows for simple, software-based control of the output driver
impedance for the external memory bus. Use these registers to match the driver strength of the
PXA27x processor to external memory bus. The buffer strength should be set to the lowest
possible setting (minimum drive strength) that still allows for reliable memory system
performance. This will minimize the power usage of the external memory bus, which is a
major component of total system power. Refer to the Programmable Output Buffer Strength
registers described in the Intel® PXA27x Processor Family Developer's Manual, for more
information.
3.2.2
Alternate Memory Clock Setting
An alternate set of memory bus selections are available through the use of CCCR[A], refer to the
"CCCR Bit Definitions" table in
this bit is set the memory clock speed is expanded to allow it to be set as high as 208 MHz. When
cleared the maximum memory clock speed is 130 MHz.
If CCCR[A] is cleared, use the
= 0"
table in the Intel® PXA27x Processor Family Developer's Manual when making the clock
setting selections. If CCCR[A] is set, use
3-2
Run Mode
System Bus Clock
Frequency (MHz)
Speed (MHz)
(up to)
(up to)
104
208
208
the Intel® PXA27x Processor Family Developer's Manual. When
"Core PLL Output Frequencies for 13-MHz Crystal with CCCR[A]
the "Core PLL Output Frequencies for 13-MHz Crystal
Intel® PXA27x Processor Family Optimization Guide
Memory
Clock Speed
(MHz)
(up to)
104
104
208
104
208
104
Load
Memory
Throughput
Latency
from Memory
(core cycles)
(MBytes/
†
Sec)
14
236
14
472
21
473
Advertisement
Table of Contents
