Wireless Intel Speedstep® Technology - Intel PXA270 Optimization Manual

Pxa27x processor family
Table of Contents

Advertisement

Memory Stick Host Controller - compliant with Memory Stick V1.3 standard.
USIM card interface (compliant with ISO standard 7816-3 and 3G TS 31.101)
MSL – the physical interface of communication subsystems for mobile or wireless platforms.
The operating system and application software uses this to communicate between each other.
Keypad interface supports both direct key as well as matrix key.
Real-time clock (RTC) controller which provides a general-purpose, real-time reference clock
for use by the system.
The pulse width modulator (PWM) controller generates four independent PWM outputs.
Interrupt controller identifiesand controls the interrupt sources available to the processor.
The OS timers controller provides a set of timer channels that allow software to generate timed
interrupts or wake-up events.
General-purpose I/O (GPIO) controller for use in generating and capturing application-
specific input and output signals. Each of the 121
an input (or as bidirectional for certain alternate functions).
1.2.6
Wireless Intel Speedstep® technology
Wireless Intel Speedstep® technology advances the capabilities of Intel® Dynamic Voltage
Management - a function already built into the Intel XScale® Microarchitecture - by incorporating
three new low-power states: deep idle, standby and deep sleep. The technology is able to change
both voltage and frequency on-the-fly by intelligently switching the processor into the various low
power modes, saving additional power while still providing the necessary performance to run rich
applications.
The PXA27x processor integrated microprocessor provides a rich set of flexible power-
management controls for a wide range of usage models, while enabling very low-power operation.
The key features include:
Five reset sources:
— Power-on
— Hardware
— Watchdog
— GPIO
— Exit from sleep mode
Three clock-speed controls to adjust frequency:
— Turbo mode
— Divisor mode
— Fast Bus mode
Switchable clock source
Functional clock gating
Programmable frequency-change capability
1.
121 GPIOs are available on the PXA271 processor, PXA271 processor, and PXA271 processor. The PXA270 processor only has 119 GPIOs
bonded out.
Intel® PXA27x Processor Family Optimization Guide
1
GPIOs may be programmed as an output,
Introduction
1-7

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pxa271Pxa272Pxa273

Table of Contents