Table of Contents
Advertisement
CHAPTER 20 SERIAL INTERFACE CHANNEL 2
TPS3 TPS2 TPS1 TPS0
0
0
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
Other than above
Caution When a write is performed to BRGC during a communication operation, baud rate
generator output is disrupted and communication cannot be performed normally.
Therefore, BRGC must not be written to during a communication operation.
Remarks 1. f
: Main system clock oscillation frequency
X
2. f
: Main system clock frequency (f
XX
3. MCS : Bit 0 of oscillation mode selection register (OSMS)
4. n
: Value set in TPS0 to TPS3 (1
5. Figures in parentheses apply to operation with f
5-Bit Counter Source Clock Selection
MCS = 1
f
/2
10
f
/2
10
(4.9 kHz)
XX
X
f
f
(5.0 MHz)
XX
X
f
/2
f
/2
(2.5 MHz)
XX
X
f
/2
2
f
/2
2
(1.25 MHz)
XX
X
f
/2
3
f
/2
3
(625 kHz)
XX
X
f
/2
4
f
/2
4
(313 kHz)
XX
X
5
5
f
/2
f
/2
(156 kHz)
XX
X
6
6
f
/2
f
/2
(78.1 kHz)
XX
X
7
7
f
/2
f
/2
(39.1 kHz)
XX
X
8
8
f
/2
f
/2
(19.5 kHz)
XX
X
f
/2
9
f
/2
9
(9.8 kHz)
XX
X
Setting prohibited
MCS = 0
f
/2
11
(2.4 kHz)
X
f
/2
(2.5 MHz)
X
f
/2
2
(1.25 MHz)
X
f
/2
3
(625 kHz)
X
f
/2
4
(313 kHz)
X
f
/2
5
(156 kHz)
X
6
f
/2
(78.1 kHz)
X
7
f
/2
(39.1 kHz)
X
8
f
/2
(19.5 kHz)
X
9
f
/2
(9.8 kHz)
X
f
/2
10
(4.9 kHz)
X
or f
/2)
X
X
n
11)
= 5.0 MHz.
X
n
11
1
2
3
4
5
6
7
8
9
10
487
Advertisement
Table of Contents
