Table of Contents
Advertisement
CHAPTER 18 SERIAL INTERFACE CHANNEL 0 ( PD78078Y Subseries)
(b) Serial bus interface control register (SBIC)
SBIC is set with a 1-bit or 8-bit memory manipulation instruction.
RESET input sets SBIC to 00H.
Symbol
<7>
<6>
<5>
SBIC BSYE ACKD ACKE ACKT CMDD RELD CMDT RELT
R/W
When RELT = 1, SO0 Iatch is set to 1. After SO0 Iatch setting, automatically cleared to 0.
RELT
Also cleared to 0 when CSIE0 = 0.
R/W
When CMDT = 1, SO0 Iatch is cleared to 0. After SO0 latch clearance, automatically cleared to 0.
CMDT
Also cleared to 0 when CSIE0 = 0.
Remark CSIE0 : Bit 7 of serial operating mode register 0 (CSIM0)
(c) Interrupt timing specify register (SINT)
SINT is set with a 1-bit or 8-bit memory manipulation instruction.
RESET input sets SINT to 00H.
Symbol
7
<6>
<5>
SINT
0
CLD
SIC
R/W
SIC
INTCSI0 Interrupt Factor Selection
0
CSIIF0 is set upon termination of serial interface channel 0 transfer
1
CSIIF0 is set upon bus release detection or termination of serial interface channel 0 transfer
R
CLD
SCK0 Pin Level
Low level
0
High level
1
Notes 1. Bit 6 (CLD) is a read-only bit.
2. When CSIE0 = 0, CLD becomes 0.
Caution Set bits 0 to 3 to 0 when the 2-wire serial I/O mode is selected.
Remark CSIIF0 : Interrupt request flag corresponding to INTCSI0
CSIE0 : Bit 7 of serial operating mode register 0 (CSIM0)
<4>
<3>
<2>
<1>
<0>
<4>
<3>
<2>
1
SVAM
CLC WREL WAT1 WAT0
Note 2
Address
After Reset
FF61H
00H
0
Address
After Reset
FF63H
00H
R/W
R/W
R/W
Note 1
R/W
387
Advertisement
Table of Contents
