Tsi System Time Clock Lsb Register (Tsistclkl); Tsi System Time Clock Lsb Register (Tsistclkl) Field Descriptions - Texas Instruments TMS320C64x DSP Reference Manual

Dsp video port/vcxo interpolated control (vic) port
Hide thumbs Also See for TMS320C64x DSP:
Table of Contents

Advertisement

Video Capture Registers

3.13.14 TSI System Time Clock LSB Register (TSISTCLKL)

The transport stream interface system time clock LSB register (TSISTCLKL)
contains the 32 least-significant bits (LSBs) of the program clock reference
(PCR). The system time clock value is obtained by reading TSISTCLKL and
TSISTCLKM. TSISTCLKL is shown in Figure 3–42 and described in
Table 3–27.
TSISTCLKL represents the current value of the 32 LSBs of the base PCR that
normally counts at a 90-kHz rate. Since the system time clock counter contin-
ues to count, the DSP may need to read TSISTCLKL twice in a row to ensure
an accurate value.
Figure 3–42. TSI System Time Clock LSB Register (TSISTCLKL)
31
Legend: R/W = Read/Write; -n = value after reset
Table 3–27. TSI System Time Clock LSB Register (TSISTCLKL) Field Descriptions
Bit
Field
symval
31–0
PCR
OF(value)
† For CSL implementation, use the notation VP_TSISTCLKL_PCR_symval
3-76
Video Capture Port
PCR
R/W-0
BT.656, Y/C Mode,
Value
or Raw Data Mode
0–FFFF FFFFh Not used.
Description
TSI Mode
Contains the 32 LSBs of the
program clock reference.
SPRU629
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320c6000

Table of Contents