Tsi System Time Clock Compare Lsb Register (Tsistcmpl); Tsi System Time Clock Compare Lsb Register (Tsistcmpl) Field Descriptions - Texas Instruments TMS320C64x DSP Reference Manual

Video Capture Registers

3.13.16 TSI System Time Clock Compare LSB Register (TSISTCMPL)

The transport stream interface system time clock compare LSB register
(TSISTCMPL) is used to generate an interrupt at some absolute time based
on the STC. TSISTCMPL holds the 32 least-significant bits (LSBs) of the
absolute time compare (ATC). Whenever the value in TSISTCMPL and
TSISTCMPM match the unmasked bits of the time kept by the STC hardware
counter and the STEN bit in TSICTL is set, the STC bit in VPIS is set.
TSISTCMPL is shown in Figure 3–44 and described in Table 3–29.
To prevent inaccurate comparisons caused by changing register bits, the
software should disable the system time clock interrupt (clear the STEN bit in
TSICTL) prior to writing to TSISTCMPL.
Figure 3–44. TSI System Time Clock Compare LSB Register (TSISTCMPL)
31
Legend: R/W = Read/Write; -n = value after reset
Table 3–29. TSI System Time Clock Compare LSB Register (TSISTCMPL)
Field Descriptions
†
Bit Field symval
31–0 ATC OF(value)
† For CSL implementation, use the notation VP_TSISTCMPL_ATC_symval
3-78 Video Capture Port
ATC
R/W-0
BT.656, Y/C Mode,
Value
or Raw Data Mode
0–FFFF FFFFh Not used.
Description
TSI Mode
Contains the 32 LSBs of the
absolute time compare.
SPRU629
0