Max V Reset Push Button; Program Configuration Push Button; Program Select Push Button; Clock Circuitry - Altera Cyclone V Reference Manual

Chapter 2: Board Components

Clock Circuitry

MAX V Reset Push Button

Program Configuration Push Button

Program Select Push Button

Clock Circuitry

On-Board Oscillators

August 2017 Altera Corporation
Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
The MAX V reset push button, MAX_RESETn (S7), is an input to the MAX V CPLD
5M2210 System Controller. This push button is the default reset for the CPLD logic.
The program configuration push button, PGM_CONFIG (S5), is an input to the MAX V
CPLD 5M2210 System Controller. This input forces a FPGA reconfiguration from the
flash memory. The location in the flash memory is based on the settings of
PGM_LED[2:0], which is controlled by the program select push button, PGM_SEL. Valid
settings include PGM_LED0, PGM_LED1, or PGM_LED2 on the three pages in flash memory
reserved for FPGA designs.
The program select push button, PGM_SEL (S6), is an input to the MAX V CPLD System
Controller. This push button toggles the PGM_LED[2:0]sequence that selects which
location in the flash memory is used to configure the FPGA. Refer to
PGM_LED[2:0] sequence definitions.
This section describes the board's clock inputs and outputs.
The development board includes oscillators with a frequency of 50 MHz, 125 MHz,
148.50 MHz, and two programmable oscillators with a default frequencies of
100 MHz. The programmable oscillators have a frequency range from 10–810 MHz
and can be programmed through the clock control application in the
examples/board_test_system directory.
2–19
Table 2–6 for the
Cyclone V GT FPGA Development Board
Reference Manual