Character Lcd; Components And Interfaces; Pci Express - Altera Cyclone V Reference Manual

Gt fpga development board
Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

Chapter 2: Board Components

Components and Interfaces

Character LCD

Table 2–19. Character LCD Pin Assignments, Schematic Signal Names, and Functions
Board
Reference (J10)
5
7
8
Components and Interfaces

PCI Express

August 2017 Altera Corporation
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
The development board includes a single 10-pin 0.1" pitch single-row header that
interfaces to a 2 line × 16 character character LCD. The character LCD has a 10-pin
receptacle that mounts directly to the board's 10-pin header, so it can be easily
removed for access to components under the display. You can also use the header for
2
debugging or for I
Table 2–19
summarizes the character LCD pin assignments.
Schematic Signal Name
DISP_SPISS
DISP_I2C_SCL
DISP_I2C_SDA
f
For more information such as timing, character maps, interface guidelines, and other
documents related to the character LCD, visit www.newhavendisplay.com.
This section describes the development board's communication ports and interface
cards relative to the Cyclone V GT device. The development board supports the
following communication ports:
PCI Express
10/100/1000 Ethernet
HSMC
SDI video output/input
The Cyclone V GT FPGA development board is designed to fit entirely into a PC
motherboard with a ×4 PCI Express slot that can accommodate a full height short
form factor add-in card. This interface uses the Cyclone V GT's PCI Express hard IP
block, saving logic resources for the user logic application. The PCI express edge
connector has a presence detect feature to allow the motherboard to determine if a
card is installed.
f
For more information on using the PCI Express hard IP block, refer to the
Compiler User
Guide.
The PCI Express interface supports auto-negotiating channel width from ×1 to ×4 by
using Altera's PCIe MegaCore IP. You can also configure this board to a ×1 or ×4
interface through a DIP switch that connects the PRSNTn pins for each bus width.
The PCI Express interface has a connection speed of 2.5 Gbps/lane for a maximum of
20 Gbps in full-duplex (Gen1) and 5.0 Gbps/lane for a maximum of 40 Gbps in
full-duplex (Gen2).
C expansion.
Cyclone V GT
I/O Standard
Pin Number
AH13
2.5-V
AL6
2.5-V
AJ10
2.5-V
Description
SPI slave select (only used in SPI mode)
2
I
C LCD serial clock
2
I
C LCD serial data
PCI Express
Cyclone V GT FPGA Development Board
Reference Manual
2–25

Advertisement

Table of Contents
loading

Table of Contents