Sdi Video Output - Altera Cyclone V Reference Manual

2–36
Table 2–25. SDI Video Output Interface Pin Assignments, Schematic Signal Names, and Functions
Board
Reference (U50)
1
2
4
6
10
11
12
Note to Table
(1) The SDI_A_TX_EN pin has an internal pull up resistor to keep the output turned on by default.
Cyclone V GT FPGA Development Board
Reference Manual
Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
To enable the SDI interface, you must switch the placement of the following resistors
listed in Table 2–23.
Table 2–23. Resistor Switching to Enable the SDI Channel
Resistor Old Placement
R41
R42
R47
R48
The SDI video port consists of a LMH0303 cable driver (output) and a LMH0384 cable
equalizer (input). The PHY devices from National Semiconductor interface to
single-ended 75-Ω SMB connectors.

SDI Video Output

The cable driver supports operation at 270 Mb standard definition (SD), 1.5 Gb high
definition (HD), and 2.97 Gb dual-link HD modes. Control signals are allowed for SD
and HD modes selections, as well as device enable. The reference clock of the device is
148.5 MHz and matches the incoming signals to within 50 ppm using the UP and DN
voltage control lines to the voltage-controlled crystal oscillator (VCXO).
Table 2–24 lists the supported output standards for the SD and HD input.
Table 2–24. Supported Output Standards for SD and HD Input
SD_HD Input
0
1
f
For more information about the application circuit of the cable driver, refer to the
cable driver data sheet in www.national.com.
Table 2–25 summarizes the SDI video output interface pin assignments, signal names,
and functions.
Schematic Signal Name
SDI_A_TX_P
SDI_A_TX_N
SDI_A_TX_RSET
(1)
SDI_A_TX_EN
SDI_A_TX_SD_HDN
SDI_A_TXDRV_N
SDI_A_TXDRV_P
2–6:
Resistor New Placement
R45
R46
R50
R51
Supported Output Standards
SMPTE 424M, SMPTE 292M
SMPTE 259M
Cyclone V GT
I/O Standard
Pin Number
P4 1.5-V PCML
P3 1.5-V PCML
— 2.5-V
AM6 2.5-V
AN5 2.5-V
— 2.5-V
— 2.5-V
Chapter 2: Board Components
Components and Interfaces
Rise TIme
Faster
Slower
Description
Serial data output P
Serial data output N
Output swing set resistor
Output driver enable
High-definition select
Serial data
Serial data
August 2017 Altera Corporation