Power Distribution System - Altera Cyclone V Reference Manual

Gt fpga development board
Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

Chapter 2: Board Components
Power Supply

Power Distribution System

Figure 2–10. Power Distribution System
12 V PCIe Motherboard
5.5 A Maximum
DC Input
19 V
3.3 V PCIe Motherboard
3.0 A Maximum
August 2017 Altera Corporation
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Figure 2–10
shows the power distribution system on the development board.
Regulator inefficiencies and sharing are reflected in the currents shown, which are
conservative absolute maximum levels.
1.082 A
0.361 A
1.563 A
0.754 A
0.033 A
0.928 A
Ideal Diode
Multiplexer
12 V,
U40
6.926 A
LTC3855
Dual-Channel
Ideal Diode
Controller
Multiplexer
3.3 V,
6.591 A
U24
1.1 V, 10.029 A
LTC3613 (15 A)
Switching Regulator (+/- 2%)
U25
1.2 V, 3.067 A
LTC3605 (5 A)
Switching Regulator (+/- 2%)
U21
LTC3608 (8 A)
2.5 V, 7.199 A
Switching/Linear
Regulator (+/- 2%)
U18
0.256 A
LTC3022 (1 A)
Linear Regulator (+/- 2%)
U1
LTC3605 (5 A)
1.5 V,
Switching Regulator (+/- 2%)
5.6076 A
3.3 V
3.3 V
U10
LT3085
0.5 A LDO
U2
LTC3605 (5 A)
2.5 V,
Switching Regulator (+/- 2%)
3.786 A
U42
12.0 V,
LT3009
0.11 A
20 mA LDO
U39
3.3 V,
LT3025-1
0.290 A
0.5 A LDO
U7
1 A LDO
R
SENSE
1.1 V, 10.029 A
C5GT VCC
C5_VCCL_GXBL
C5GT VCCL_GXBL
BEAD
R
SENSE
C5_VCCE_GXBL
C5GT VCCE_GXBL
C5_VCCIO_2.5V
2.5 V, 2.917 A
C5GT VCCIO (2.5 V),
VCCPD, VCCPGM
2.5 V,
2.962 A
C5GT VCC_AUX, VCCA_FPLL,
BEAD
VCCH_GXBL, VCCBAT
2.5 V,
EMP2210 VCCIO1/2, ENET
1.065 A
VDD, Oscillators, Clock Buffers
R
SENSE
C5_VCCIO_1.8V
1.8 V,
1.8 V,
C5GT VCCIO (1.8 V)
0.256 A
0.007 A
EPM2210 VCCINT and
1.8 V,
VCCIO3/4, Flash VDD/VDDQ,
0.249 A
EMP540 VCCINT, Oscillator
R
SENSE
1.5 V,
C5_VCCIO_1.5V
3.0396 A
C5GT VCCIO (1.5 V)
1.5 V, 1.5680 A
1.5V_DDR3
DDR3 VDD/VDDQ, TPS51200
DDR3_VREFA
U53
0.75 V, 0.50 A
VTT_DDR3A
TPS51200
DDR3_VREFB
U43
0.75 V, 0.50 A
VTT_DDR3B
TPS51200
5.0 V,
0.033 A
R
C5_VCCIO_VAR
SENSE
2.5 V,
C5GT VCCIO (1.2 V, 1.5 V,
1.785 A
1.8 V, 2.5 V, 3.3 V)
2.5 V,
FMC_VADJ
2.001 A
FMC VADJ
12 V, 2.095 A
HSMC, FMC, Fan/Heatsink
5.37 V, 0.11 A
5.37V_MONITOR
3.3 V, 6.301 A
HSMC, FMC, EPCQ, SDI
EPM570 VCCIO
1.5 V, 0.037 A
EPM540 VCCIO2
LT3022
1.0 V, 0.253 A
DVDD_1.0V
ENET DVDD
Cyclone V GT FPGA Development Board
2–51
C5_VCC
C5_2.5V
2.5V
1.8V
50 MHz
5.0V
LCD
12V
3.3V
1.5V
Reference Manual

Advertisement

Table of Contents
loading

Table of Contents