Table of Contents
Advertisement
(b) Read timing (SRAM, external ROM, external I/O)
Figure 1-4. Read Timing (SRAM, External ROM, External I/O)
BUSCLK (output)
A0-A25, CSZ0-CSZ7
(output)
WRZ0-WRZ3, WRSTBZ
(output)
RDZ, IORDZ (output)
D0-D31 (I/O)
WAITZ (input)
BCYSTZ (output)
Note
In the case of CSZ0-CSZ7
Remarks 1.
Timing when the number of waits inserted by the DWC0 or DWC1 register is 0, the
number of idle states inserted by the BCC register is 1, and the number of waits inserted
by the ASC register is 1.
2.
Broken lines indicate high impedance.
CHAPTER 1 PRODUCT SPECIFCATIONS
TASW
T1
< t
>
DKA
< t
>
DKWRH
< t
>
DKR DH
< t
>
HKOD
< t
HKW
< t
>
SKW
< t
>
< t
DKBSL
User's Manual A19069EJ2V0UM
TW
T2
< t
>
DKRDL
< t
>
SKID
>
< t
HKW
< t
>
SKW
>
DKBSH
TI
< t
>
DKA
Note
< t
>
DKR DL
< t
>
DKRDH
< t
>
HKID
>
< t
>
DKBSL
21
Advertisement
Table of Contents
