- - - - - - - - - - - - - - - - - - - - - Version 2 Hardware System Board Diagnostics
Test Number:
4
Function:
This test checks that a Level 9 interrupt is generated when the Central Control
(CC) CSR set PIR 9 bit command is issued.
Procedure:
The CSR PIR 9 bit is cleared. The interrupt mask is lowered. The CSR PIR
9 bit is set. It is confirmed that both a Level 9 interrupt is taken and that the
CSR accurately reflects the PIR 9 request.
Hardware Tested:
The Interrupt System and CSR are tested.
Data Returned:
The contents of the CSR read from the interrupt handler are returned.
Notes:
The CSR condition is tested in the interrupt handler.
Test Number:
5
Function:
This test checks that a Level 8 interrupt is generated when the CC CSR set PIR
8-bit command is issued.
Procedure:
The CSR PIR 8 bit is cleared. The interrupt mask is lowered. The CSR PIR
8 bit is set. It is confirmed that both a Level 8 interrupt is taken and that the
CSR accurately reflects the PIR 8 request.
Hardware Tested:
The Interrupt System and CSR are tested.
Data Returned:
The contents of the CSR read from the interrupt handler are returned.
Notes:
The CSR condition is tested in the interrupt handler.
SYSTEM BOARD DIAGNOSTICS 3-49
Need help?
Do you have a question about the 3B2 and is the answer not in the manual?