Phase #(12)15 Tests - AT&T 3B2 Off-Line Diagnostic Manual

- - - - - - - - - - - - - - - - - - - - - - Version 2 Hardware System Board Diagnostics
Phase #(12)15 - Dual UART
Phase Name:
Type:
Function:
Tests:
Time:
Warnings:
Notes:
2681 DUART Tests (duarLtst)
Interactive
The Dual Universal Asynchronous Receiver/Transmitter (DUART) is tested in
the local loopback mode by transmitting and receiving characters. The
appropriate Status bits are checked as well as the correct transmission and
reception of the data. The Command and Mode registers are checked for read
and write capability.
The following table lists the tests that are run in this phase:
SIDE TEST NUMBER
TEST FUNCTION
A, B
A, B
A,B
A,B
A,B
A, B
A
B
1-16, 17-32
33-36, 37-40
41-43, 44-46
47-48,49-50
51-52,53-54
55-56, 57-58
59-60, 61-63
64-65, 66-68
3 seconds
None
None
These tests walk a one through zeros in Mode register 2 , and they
walk a zero through ones in Mode register 1.
These tests check the Receive Data bit in the Status register so that it
may be used as a flag in subsequent tests. This is done by Tests 33
through 37 and 35 through 39. At the same time, the ability to
transmit and receive a character is checked by Tests 34 through 38
and 36 through 40.
These tests walk a one through zeros with 7, 6, and 5 Data bits (8 bits
already used).
These tests check even parity and no parity (odd parity already
tested).
These tests transmit characters with both 1 and 1.5 Stop bits
(2 already tested).
These tests check the Transmitter Empty and Transmitter Ready bits
in the Status register for correct operation.
These tests check the Received Break and Parity Error Send/Receive
bits. They also check the Overrun and First-In-First-Out (FIFO) Full
Send/Receive bits.
These tests check the Received Break and Parity Error Send/Receive
bits. They also test the Overrun and FIFO Full Send/Receive bits.
Phase #(12)15 Tests
Test Numbers: 1 through 16
Function: These tests write eight different patterns to Mode register A.
Procedure: A one is walked through zeros in Mode register 2, and a zero is walked
through ones in Mode register 1.
Hardware Tested: The Mode registers are tested.
Data Returned: The failing register value is returned.
Notes: None
SYSTEM BOARD DIAGNOSTICS 3-39