Configuration Of Watchdog Timer - NEC MuPD78F0132H User Manual

8-bit single-chip microcontrollers, 78k0/ke1plus
Table of Contents

Advertisement

10.2 Configuration of Watchdog Timer

The watchdog timer includes following hardware.
Control registers
2
Clock
f
/2
R
input
4
f
/2
XP
controller
Watchdog timer enable
register (WDTE)
CHAPTER 10 WATCHDOG TIMER
Table 10-3. Configuration of Watchdog Timer
Item
Watchdog timer mode register (WDTM)
Watchdog timer enable register (WDTE)
Figure 10-1. Block Diagram of Watchdog Timer
11
2
/f
to
R
18
2
/f
R
16-bit
counter
or
13
2
/f
to
XP
20
2
/f
XP
2
Clear
0
1
1
WDCS4
Watchdog timer mode
register (WDTM)
Internal bus
User's Manual U16899EJ2V0UD
Configuration
Output
Selector
controller
3
WDCS3
WDCS2
WDCS1 WDCS0
Internal reset signal
Option byte
(to set "Ring-OSC
cannot be stopped" or
"Ring-OSC can be
stopped by software")
233

Advertisement

Table of Contents
loading

Table of Contents