Table of Contents
Advertisement
3.3.3 Table indirect addressing
[Function]
Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the
immediate data of an operation code are transferred to the program counter (PC) and branched.
This function is carried out when the CALLT [addr5] instruction is executed.
This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to
the entire memory space.
[Illustration]
Operation code
Effective address
Effective address+1
3.3.4 Register addressing
[Function]
Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC)
and branched.
This function is carried out when the BR AX instruction is executed.
[Illustration]
rp
PC
72
CHAPTER 3 CPU ARCHITECTURE
7
6
5
1
1
ta
4–0
15
0
0
0
0
0
7
Memory (Table)
Low Addr.
High Addr.
15
PC
7
A
15
User's Manual U16899EJ2V0UD
1
0
1
8
7
6
5
0
0
0
0
1
0
8
7
0
7
X
8
7
1
0
0
0
0
0
Advertisement
Table of Contents
