Table of Contents
Advertisement
21.3 Registers Controlling Clock Monitor
The clock monitor is controlled by the clock monitor mode register (CLM).
(1) Clock monitor mode register (CLM)
This register sets the operation mode of the clock monitor.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
RESET input clears this register to 00H.
Address: FFA9H
After reset: 00H
Symbol
7
CLM
0
CLME
0
1
Cautions 1. Once bit 0 (CLME) is set to 1, it cannot be cleared to 0 except by RESET input or the internal
reset signal.
2. If the reset signal is generated by the clock monitor, CLME is cleared to 0 and bit 1 (CLMRF)
of the reset control flag register (RESF) is set to 1.
398
CHAPTER 21 CLOCK MONITOR
Figure 21-2. Format of Clock Monitor Mode Register (CLM)
R/W
6
5
0
0
Enables/disables clock monitor operation
Disables clock monitor operation
Enables clock monitor operation
User's Manual U16899EJ2V0UD
4
3
2
0
0
0
1
<0>
0
CLME
Advertisement
Table of Contents
