Usb Jtag Interface - Xilinx KCU105 User Manual

USB JTAG Interface

[Figure 1-2, callout 5]
JTAG configuration is provided through a Digilent onboard USB-to-JTAG configuration
logic module (U115) where a host computer accesses the KCU105 board JTAG chain through
a type-A (host side) to micro-B (KCU105 board side J87) USB cable.
A 2-mm JTAG header (J3) is also provided in parallel for access by Xilinx download cables
such as the platform cable USB II and the parallel cable IV. The JTAG chain of the KCU105
board is illustrated in
FPGA mode pin settings. JTAG initiated configuration takes priority over the configuration
method selected through the FPGA mode pin M2 (which is wired to SW15 pin 6, position 6).
The KCU105 board JTAG chain implementation supports up to 15 MHz TCK operation.
IMPORTANT:
When using the Vivado Design Suite Hardware Manager to configure the KCU105 board, 15 MHz or
lower must be used for the TCK frequency setting. If the JTAG TCK is set to >15 MHz, the Vivado tools
display an unknown device instead of detecting the UltraScale Kintex KU040 device.
For more details about the Digilent USB JTAG Module, see the Digilent website
X-Ref Target - Figure 1-8
KCU105 Board User Guide
UG917 (v1.4) September 25, 2015
Figure 1-8. JTAG configuration is allowed at any time regardless of
Figure 1-8: JTAG Chain Block Diagram
www.xilinx.com
Chapter 1: KCU105 Evaluation Board Features
Send Feedback
[Ref 27].
26