Xilinx KCU105 User Manual page 71

Table 1-23: FMC HPC J22 Connections to XCKU040 Device U1 (Cont'd)
J22
Schematic Net Name
Pin
C22 FMC_HPC_LA18
C23 FMC_HPC_LA18
C26 FMC_HPC_LA27
C27 FMC_HPC_LA27
C30 FMC_HPC_IIC_SCL
C31 FMC_HPC_IIC_SDA
C34 GND
C35 VCC12_SW
C37 VCC12_SW
C39 UTIL_3V3_10A
E2 FMC_HPC_HA01_CC_P
E3 FMC_HPC_HA01_CC_N
E6 FMC_HPC_HA05_P
E7 FMC_HPC_HA05_N
E9 FMC_HPC_HA09_P
E10 FMC_HPC_HA09_N
E12 FMC_HPC_HA13_P
E13 FMC_HPC_HA13_N
E15 FMC_HPC_HA16_P
E16 FMC_HPC_HA16_N
E18 FMC_HPC_HA20_P
E19 FMC_HPC_HA20_N
E21 NC
E22 NC
E24 NC
KCU105 Board User Guide
UG917 (v1.4) September 25, 2015
I/O
XCKU040
Standard (U1) Pin J22 Pin
LVDS E22
LVDS E23
LVDS H21
LVDS G21
(6)
U80.9
(6)
U80.8
E/F Connections to FPGA U1
LVDS E16
LVDS D16
LVDS J15
LVDS J14
LVDS F18
LVDS F17
LVDS B14
LVDS A14
LVDS A19
LVDS A18
LVDS C19
LVDS B19
www.xilinx.com
Chapter 1: KCU105 Evaluation Board Features
Schematic Net Name
D18 FMC_HPC_LA_13_N
D20 FMC_HPC_LA17_CC_P
D21 FMC_HPC_LA17_CC_N
D23 FMC_HPC_LA23_P
D24 FMC_HPC_LA23_N
D26 FMC_HPC_LA26_P
D27 FMC_HPC_LA_26_N
D29 FMC_HPC_TCK_BUF
D30 FPGA_TDO_FMC_TDI_BUF
D31 FMC_HPC_TDO_LPC_TDI
D32 UTIL_3V3_10A
D33 FMC_HPC_TMS_BUF
D34 NC
D35 GND
D36 UTIL_3V3_10A
D38 UTIL_3V3_10A
D40 UTIL_3V3_10A
F1 FMC_HPC_PG_M2C
F4 FMC_HPC_HA00_CC_P
F5 FMC_HPC_HA00_CC_N
F7 FMC_HPC_HA04_P
F8 FMC_HPC_HA04_P
F10 FMC_HPC_HA08_P
F11 FMC_HPC_HA08_N
F13 FMC_HPC_HA12_P
F14 FMC_HPC_HA12_N
F16 FMC_HPC_HA15_P
F17 FMC_HPC_HA15_N
F19 FMC_HPC_HA19_P
F20 FMC_HPC_HA19_N
F22 NC
F23 NC
XCKU040
I/O Standard
(U1) Pin
LVDS C9
LVDS D24
LVDS C24
LVDS G22
LVDS F22
LVDS G20
LVDS F20
(3)
U19.17
(4)
U26.1
U19.21,
(3)(4) U26.2,
J2.D30
(3)
U19.20
(7)
LVCMOS18 U44.18
LVDS G17
LVDS G16
LVDS G19
LVDS F19
LVDS K18
LVDS K17
LVDS K16
LVDS J16
LVDS D14
LVDS C14
LVDS D19
LVDS D18
Send Feedback
71