Table of Contents
Advertisement
SEI
1 ⇒ I bit
Operation:
Description:
Sets the I mask bit. This instruction is assembled as ORCC #$10. The
ORCC instruction can be used to set any combination of bits in the CCR
in one operation. When the I bit is set, all maskable interrupts are inhib-
ited, and the CPU will recognize only non-maskable interrupt sources or
an SWI.
Condition Codes and Boolean Formulas:
S
–
I:
Addressing Modes, Machine Code, and Execution Times:
Source Form
SEI translates to...
ORCC #$10
CPU12
REFERENCE MANUAL
Set Interrupt Mask
X
H
I
N
Z
–
–
1
–
–
1; Set.
Address Mode
IMM
INSTRUCTION GLOSSARY
V
C
–
–
Object Code
14 10
SEI
Cycles
Access Detail
1
P
MOTOROLA
6-183
Advertisement
Table of Contents
