Table of Contents
Advertisement
CLV
⇒ V bit
0
Operation:
Description:
Clears the V status bit. This instruction is assembled as ANDCC #$FD.
The ANDCC instruction can be used to clear any combination of bits in
the CCR in one operation.
Condition Codes and Boolean Formulas:
S
–
V:
Addressing Modes, Machine Code, and Execution Times:
Source Form
CLV translates to...
ANDCC #$FD
CPU12
REFERENCE MANUAL
Clear Two's Complement Overflow Bit
X
H
I
N
Z
–
–
–
–
–
0; Cleared.
Address Mode
IMM
INSTRUCTION GLOSSARY
V
C
0
–
Object Code
10 FD
CLV
Cycles
Access Detail
1
P
MOTOROLA
6-59
Advertisement
Table of Contents
