Motorola HC12 Refrence Manual page 64

Table of Contents

Advertisement

opr16a — Any label or expression that evaluates to a 16-bit value. The instruction treats this
oprx0_xysp — This word breaks down into one of the following alternative forms that assemble
oprx3 — Any label or expression that evaluates to a value in the range +1 to +8.
oprx5 — Any label or expression that evaluates to a 5-bit value in the range –16 to +15.
oprx9 — Any label or expression that evaluates to a 9-bit value in the range –256 to +255.
oprx16 — Any label or expression that evaluates to a 16-bit value. Since the CPU12 has a
page — Any label or expression that evaluates to an 8-bit value. The CPU12 recognizes
rel8 — Any label or expression that refers to an address that is within –256 to +255 loca-
rel9 — Any label or expression that refers to an address that is within –512 to +511 loca-
rel16 — Any label or expression that refers to an address anywhere in the 64-Kbyte ad-
trapnum — Any label or expression that evaluates to an 8-bit number in the range $30–$39 or
xys — Any one legal register designation for index registers X or Y or the SP.
xysp — Any one legal register designation for index registers X or Y, the SP, or the PC.
MOTOROLA
6-4
value as an address in the 64-Kbyte address space.
to an 8-bit indexed addressing postbyte code. These forms generate the same ob-
ject code except for the value of the postbyte code, which is designated as xb in
the object code columns of the glossary pages. As with the source forms, treat all
commas, plus signs, and minus signs as literal syntax elements. The italicized
words used in these forms are included in this key.
oprx5 , xysp
oprx3 ,– xys
oprx3 ,+ xys
oprx3 , xys –
oprx3 , xys +
abd , xysp
16-bit address bus, this can be either a signed or an unsigned value.
up to an 8-bit page value for memory expansion but not all MCUs that include the
CPU12 implement all of these bits. It is the programmer's responsibility to limit the
page value to legal values for the intended MCU system. Some assemblers re-
quire a # symbol before this value.
tions from the next address after the last byte of object code for the current instruc-
tion. The assembler will calculate the 8-bit signed offset and include it in the object
code for this instruction.
tions from the next address after the last byte of object code for the current instruc-
tion. The assembler will calculate the 9-bit signed offset and include it in the object
code for this instruction. The sign bit for this 9-bit value is encoded by the assem-
bler as a bit in the looping postbyte (lb) of one of the loop control instructions
DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE. The remaining eight bits of the offset
are included as an extra byte of object code.
dress space. The assembler will calculate the 16-bit signed offset between this ad-
dress and the next address after the last byte of object code for this instruction,
and include it in the object code for this instruction.
$40–$FF. Used for TRAP instruction.
The reference point for PC relative instructions is the next address after the last
byte of object code for the current instruction.
INSTRUCTION GLOSSARY
CPU12
REFERENCE MANUAL

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cpu12

Table of Contents