Platform Environmental Control Interface (Peci) Dc Specifications; Peci Bus Architecture; Edp Dc Specifications - Intel 2ND GENERATION CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011 Datasheet
Hide thumbs
Also See for 2ND GENERATION INTEL CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011:
- Datasheet (110 pages)
Table of Contents
Advertisement
Electrical Specifications
Table 7-14. eDP DC Specifications
Symbol
eDP_HPD#
V
IL
V
IH
eDP_AUX, eDP_AUX#
V
AUX-DIFFp-p
V
AUX-DIFFp-p
eDP COMPs
eDP_ICOMPI
eDP_COMPIO
Notes:
1.
VAUX-DIFFp-p = 2*|VAUXP – VAUXM|. Refer to the VESA DisplayPort Standard specification for more
details.
2.
COMP resistance must be provided on the system board with 1% resistors. COMP resistors are to V
3.
eDP_ICOMPO, eDP_ICOMPI, eDP_RCOMPO are the same resistor.
7.10
Platform Environmental Control Interface (PECI)
DC Specifications
PECI is an Intel proprietary interface that provides a communication channel between
Intel processors and chipset components to external Adaptive Thermal Monitor devices.
The processor contains a Digital Thermal Sensor (DTS) that reports a relative die
temperature as an offset from Thermal Control Circuit (TCC) activation temperature.
Temperature sensors located throughout the die are implemented as analog-to-digital
converters calibrated at the factory. PECI provides an interface for external devices to
read the DTS temperature for thermal management and fan speed control. More
detailed information may be found in the Platform Environment Control Interface
(PECI) Specification.
7.10.1
PECI Bus Architecture
The PECI architecture based on wired OR bus that the clients (as 2nd Generation
®
Intel
Core™ processor family mobile PECI) can pull up high (with strong drive).
The idle state on the bus is near zero.
Figure 7-1
3rd party PECI host, and one of the PECI client is a 2nd Generation Intel
processor family mobile PECI device.
Datasheet, Volume 1
Parameter
Input Low Voltage
Input High Voltage
AUX Peak-to-Peak Voltage at the
(Tx)
transmitting device
AUX Peak-to-Peak Voltage at the
(Rx)
receiving device
Comp Resistance
Comp Resistance
demonstrates PECI design and connectivity, while the host/originator can be
Min
Typ
Max
-0.1
—
0.3 * V
0.7 * V
—
V
CCIO
CCIO
0.4
—
0.6
0.32
—
1.36
24.75
25
25.25
24.75
25
25.25
Units
Notes
V
CCIO
V
1
V
1
2, 3
2, 3
.
SS
®
Core™
103
Hide quick links:
Advertisement
Table of Contents
Need help?
Do you have a question about the 2ND GENERATION INTEL CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011 and is the answer not in the manual?
Questions and answers