Bga1023 Ballmap (Top View, Upper-Right Quadrant) - Intel 2ND GENERATION CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011 Datasheet

Hide thumbs Also See for 2ND GENERATION INTEL CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011:
Table of Contents

Advertisement

Processor Pin and Signal Information
Figure 8-10. BGA1023 Ballmap (Top View, Upper-Right Quadrant)
31
30
29
28
27
26
25
SB_MA[6
VSS
RSVD
]
SB_CKE[1
]
SB_MA[8
SB_MA[9
RSVD
]
]
SB_MA[4
SB_MA[7
VSS
RSVD
RSVD
]
]
SA_MA[1
2]
SA_CKE[1
VDDQ
]
SA_MA[1
SA_BS[2]
VSS
1]
SA_MA[1
SA_CKE[0
VSS
4]
]
VDDQ
SB_MA[5
SB_MA[1
]
2]
SB_MA[3
SA_MA[1
VSS
]
5]
SM_DRA
SB_MA[1
SB_MA[1
MRST#
1]
4]
VDDQ
VDDQ
VDDQ
VDDQ
VSS
VCCDQ
VSS
VSS
VCCDQ
VSS
VCCPQE
VDDQ
VSS
VCCIO
VSS
VSS
VDDQ
VSS
VCCIO
Datasheet, Volume 1
24
23
22
21
20
19
SB_DQ[3
VSS
RSVD
VSS
SB_DQ[3
RSVD
1]
SB_DQ[2
SB_DQ[2
RSVD
RSVD
7]
SB_DQS[
VSS
RSVD
RSVD
VSS
VCCIO_SE
L
RSVD
RSVD
RSVD
VSS
RSVD
RSVD
RSVD
VSS
VSS
VSS
RSVD
SB_MA[1
RSVD
RSVD
5]
SB_BS[2]
RSVD
VSS
SB_CKE[0
SA_DQ[2
VSS
]
7]
VCCPQE
VSS
VCCIO
VSS
VCCIO
VSS
VCCIO
VSS
VCCIO
VSS
VCCIO
VSS
VCCIO
VCCIO
VSS
VCCIO
VCCIO
18
17
16
15
14
13
12
SB_DQ[2
VSS
VSS
0]
9]
SB_DQ[2
SB_DQ[1
4]
SB_DQ[2
SB_DQ[2
SB_DQ[2
6]
5]
8]
3]
SB_DQS#
SB_DQ[2
SB_DQ[1
VSS
VSS
3]
[3]
2]
8]
VSS
SA_DQ[3
SA_DQ[3
1]
0]
SA_DQ[2
SA_DQ[1
VSS
8]
8]
SA_DQ[2
SA_DQ[2
VSS
6]
3]
VSS
SA_DQ[2
VSS
4]
SA_DQS[
SA_DQ[2
SA_DQ[1
3]
9]
5]
SA_DQS#
SA_DQ[1
VSS
[3]
4]
SA_DQ[2
VSS
VSS
5]
VSS_SEN
VCCIO_SE
SE_VCCIO
NSE
VCCIO
VCCIO
RSVD
RSVD
VSS
VSS
VCCIO
VCCIO
VCCIO
VSS
VCCIO
VSS
VCCIO
VCCIO
VSS
VSS
VCCIO
VCCIO
VCCIO
VSS
RSVD
VSS
VCCIO
VCCIO
VCCIO
VSS
11
10
9
8
7
6
SB_DQS#
VSS
RSVD
[2]
SB_DQ[2
9]
0]
SB_DQS[
SB_DQ[1
RSVD
2]
6]
SB_DQ[2
SB_DQ[1
VSS
1]
7]
SA_DQ[1
6]
SA_DQ[1
SA_DQ[2
SA_DQ[1
9]
2]
7]
SA_DQ[2
SA_DQ[2
VSS
1]
0]
SA_DQS[
VSS
2]
VSS
SA_DQS#
SA_DQ[1
[2]
1]
SA_DQ[1
VSS
VSS
0]
SA_DQS[
SA_DQS#
SA_DQ[1
SA_DQ[8]
VSS
1]
[1]
2]
SA_DQ[1
SA_DQ[2]
VSS
VSS
SA_DQ[9]
3]
SA_DQS#
VSS
SA_DQ[6] SA_DQ[7] SA_DQ[3]
[0]
SA_DQS[
SA_DQ[4]
SA_DQ[5]
VSS
SA_DQ[1]
0]
FDI1_LSY
eDP_HPD
VSS
VSS
SA_DQ[0]
NC
eDP_TX#[
eDP_TX[2
eDP_TX#[
eDP_TX[3
VSS
2]
]
3]
]
5
4
3
2
1
VSS_NCT
DC_TEST
DC_TEST
DC_TEST
BG
F
_BG4
_BG3
_BG1
BF
VSS_NCT
DC_TEST
DC_TEST
VSS
BE
F
_BE3
_BE1
VSS_NCT
DC_TEST
BD
F
_BD1
VSS
VCCPLL
VCCPLL
BC
VCCPLL
BB
SB_DQ[1
SB_DQ[1
VSS
BA
1]
5]
SB_DQ[1
VSS
AY
4]
AW
SB_DQ[1
SB_DQS#
SB_DQS[
AV
0]
[1]
1]
SB_DQ[1
SB_DQ[8]
VSS
AU
2]
VSS
SB_DQ[9]
AT
SB_DQ[1
SB_DQ[3]
SB_DQ[7]
AR
3]
AP
SB_DQ[6] SB_DQ[2]
VSS
AN
SB_DQS[
VSS
AM
0]
SB_DQS#
SB_DQ[0]
SB_DQ[1]
AL
[0]
SB_DQ[4] SB_DQ[5]
VSS
AK
AJ
VSS
RSVD
AH
eDP_AUX
DPLL_REF
DPLL_REF
AG
#
_CLK
_CLK#
eDP_CO
eDP_AUX
VSS
AF
MPIO
AE
143

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents