Integrated Memory Controller States; Pcie Link States; Dmi States; Processor Graphics Controller States - Intel 2ND GENERATION CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011 Datasheet

Hide thumbs Also See for 2ND GENERATION INTEL CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011:
Table of Contents

Advertisement

4.1.3

Integrated Memory Controller States

Table 4-3.

Integrated Memory Controller States

State
Power up
Pre-charge
Power-down
Active Power-
Down
Self-Refresh
4.1.4

PCIe Link States

Table 4-4.

PCIe Link States

State
L0
L0s
L1
L3
4.1.5

DMI States

Table 4-5.

DMI States

State
L0
L0s
L1
L3
4.1.6

Processor Graphics Controller States

Table 4-6.

Processor Graphics Controller States

State
D0
D3 Cold
46
CKE asserted. Active mode.
CKE de-asserted (not self-refresh) with all banks closed.
CKE de-asserted (not self-refresh) with minimum one bank active.
CKE de-asserted using device self-refresh.
Full on – Active transfer state.
First Active Power Management low power state – Low exit latency.
Lowest Active Power Management – Longer exit latency.
Lowest power state (power-off) – Longest exit latency.
Full on – Active transfer state.
First Active Power Management low power state – Low exit latency.
Lowest Active Power Management – Longer exit latency.
Lowest power state (power-off) – Longest exit latency.
Full on, display active.
Power-off.
Power Management
Description
Description
Description
Description
Datasheet, Volume 1

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 2ND GENERATION INTEL CORE PROCESSOR FAMILY MOBILE - DATASHEET VOLUME 1 01-2011 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF