Platform Environmental Control Interface (Peci) Dc Specifications; Dc Characteristics; Peci Dc Electrical Limits - Intel BX80605X3430 - Xeon 2.4 GHz Processor Datasheet

Data sheet
Table of Contents

Advertisement

Electrical Specifications
7.10
Platform Environmental Control Interface (PECI)
DC Specifications
PECI is an Intel proprietary interface that provides a communication channel between
Intel processors and chipset components to external thermal monitoring devices. The
processor contains a Digital Thermal Sensor (DTS) that reports a relative die
temperature as an offset from Thermal Control Circuit (TCC) activation temperature.
Temperature sensors located throughout the die are implemented as analog-to-digital
converters calibrated at the factory. PECI provides an interface for external devices to
read the DTS temperature for thermal management and fan speed control. For the
PECI command set supported by the processor, refer to the appropriate processor
Thermal and Mechanical Specifications and Design Guidelines for additional information
(see
Section
7.10.1

DC Characteristics

The PECI interface operates at a nominal voltage set by V
specifications shown in
interface supply. V
devices will operate at the V
system. For specific nominal V
Table 7-11. PECI DC Electrical Limits
Symbol
V
in
V
hysteresis
V
n
V
p
I
source
I
sink
I
leak+
I
leak-
C
bus
V
noise
Notes:
1.
V
supplies the PECI interface. PECI behavior does not affect V
TT
2.
The leakage specification applies to powered devices on the PECI bus.
Datasheet, Volume 1
1.7).
Table 7-11
nominal levels will vary between processor families. All PECI
TT
level determined by the processor installed in the
TT
levels, refer to
TT
Definition and Conditions
Input Voltage Range
Hysteresis
Negative-Edge Threshold Voltage
Positive-Edge Threshold Voltage
High-Level Output Source
(V
= 0.75 * V
)
OH
TT
Low-Level Output Sink
(V
= 0.25 * V
)
OL
TT
High Impedance State Leakage to
V
(V
= V
)
TT
leak
OL
High Impedance Leakage to GND
(V
= V
)
leak
OH
Bus Capacitance per Node
Signal Noise Immunity above
300 MHz
TT
is used with devices normally operating from a V
Table
7-6.
Min
-0.150
0.1 * V
TT
0.275 * V
0.500 * V
TT
0.550 * V
0.725 * V
TT
-6.0
0.5
N/A
N/A
N/A
0.1 * V
TT
min/max specifications.
TT
. The set of DC electrical
Max
Units
Notes
V
V
TT
N/A
V
V
TT
V
TT
N/A
mA
1.0
mA
100
µA
100
µA
10
pF
N/A
V
p-p
TT
1
2
2
77

Advertisement

Table of Contents
loading

Table of Contents