Forced Reset –– Kr - Omron CQM1H - PROGRAM Programming Manual

Programmable controllers; inner boards
Table of Contents

Advertisement

Host Link Commands
Parameters
Name
OP1 OP2
OP3
OP4
C
I
O
(Space) IR or SR
L
R
(Space) (Space) LR
H
R
(Space) (Space) HR
A
R
(Space) (Space) AR
T
I
M
(Space) Completion Flag (timer)
T
I
M
H
T
T
I
M
C
N
T
(Space) Completion Flag (counter)
C
N
T
R
6-5-27 FORCED RESET –– KR
Command Format
1
0
@
x 10
x 10
Node
No.
Response Format
Parameters
Name, Word address, Bit (Command)
In "Name," specify the area (i.e., IR, SR, LR, HR, AR, or TC) that is to be
forced set. Specify the name in four characters. In "Word address," specify the
address of the word, and in "Bit" the number of the bit that is to be forced set.
Classification
Completion Flag (high-speed timer)
Completion Flag (totalizing timer)
Completion Flag (reversible counter)
Note The area specified under "Name" must be in four characters. Add spaces
after the data area name if it is shorter than four characters.
Force resets a bit in the IR, SR, LR, HR, AR, or TC area. Just one bit can be
force reset at a time.
Once a bit has been forced set or reset, that status will be retained until a
FORCED SET/RESET CANCEL (KC) command or the next FORCED SET/
RESET command is transmitted.
K
R
OP1 OP2 OP3 OP4
Header
Name
code
An end code of 00 indicates normal completion.
@
Name, Word address, Bit (Command)
In "Name," specify the area (i.e., IR, SR, LR, HR, AR, or TC) that is to be
forced reset. Specify the name in four characters. In "Word address," specify
the address of the word, and in "Bit," the number of the bit that is to be forced
reset.
Word address setting range
0000 to 0252
0000 to 0063
0000 to 0099
0000 to 0027
0000 to 0511
3
2
1
0
x 10
x 10
x 10
x 10
Word
address
1
0
x 10
x 10
K
R
x 16
Node No.
Header
End code
code
Section 6-5
*
1
0
x 10
x 10
Bit
FCS
Terminator
*
1
0
x 16
FCS
Terminator
Bits
00 to 15
(decimal)
Always 00
465

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sysmac cqm1h seriesSysmac cqm1h-cpu series

Table of Contents