Double Binary Add - Adbl - Omron CQM1H - PROGRAM Programming Manual

Programmable controllers; inner boards
Table of Contents

Advertisement

Binary Calculation Instructions
5-22-5 DOUBLE BINARY ADD – ADBL(––)
Limitations
Description
Flags
Example
00100
332
Ladder Symbols
ADBL(−−)
@ADBL(−−)
Au
Ad
R
Au and Au+1 must be in the same data area, as must Ad and Ad+1, and R
and R+1.
DM 6142 to DM 6655 cannot be used for R.
When the execution condition is OFF, ADBL(––) is not executed. When the
execution condition is ON, ADBL(––) adds the eight-digit contents of Au+1
and Au, the eight-digit contents of Ad+1 and Ad, and CY, and places the result
in R. CY will be set if the result is greater than FFFF FFFF.
ADBL(––) can also be used to add signed binary data. The Overflow and
Underflow Flags (SR 25404 and SR 25405) indicate whether the result has
exceeded the lower or upper limits of the 32-bit signed binary data range.
ER:
Indirectly addressed EM/DM word is non-existent.
(Content of *EM/*DM word is not BCD, or the EM/DM area boundary
has been exceeded.)
CY:
ON when the result is greater than FFFF FFFF.
EQ:
ON when the result is 0.
OF:
ON when the result exceeds +2,147,483,647 (7FFF FFFF).
UF:
ON when the result is below –2,147,483,648 (8000 0000).
The following example shows an eight-digit addition with CY (SR 25504) used
to represent the status of the 9th digit. The status of the UF and OF flags indi-
cate whether the result has exceeded the signed binary data range (–
2,147,483,648 (8000 0000) to +2,147,483,647 (7FFF FFFF)).
ADBL(−−)
IR, SR, AR, DM, EM, HR, TIM/CNT, LR, #
Au
IR, SR, AR, DM, EM, HR, TIM/CNT, LR, #
Ad
R
Au + 1
Ad + 1
+
CY
R + 1
Address Instruction
CLC(41)
00000
00001
00002
LR 00
DM 0010
DM 0020
Section 5-22
Operand Data Areas
Au: First augend word (binary)
Ad: First addend word (binary)
R: First result word
IR, SR, AR, DM, EM, HR, LR
Au
Ad
CY
R
Operands
LD
CLC(41)
ADBL(−−)
LR
DM
DM
00100
20
0010
0020

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sysmac cqm1h seriesSysmac cqm1h-cpu series

Table of Contents