Register Comparison Table - Ctbl(63) - Omron CQM1H - PROGRAM Programming Manual

Programmable controllers; inner boards
Table of Contents

Advertisement

Timer and Counter Instructions
5-16-7 REGISTER COMPARISON TABLE – CTBL(63)
CTBL(63)
P
C
TB
Limitations
Description
CPU Unit, Pulse I/O Board,
and Absolute Encoder
Interface Board
Note
Ladder Symbols
@CTBL(63)
P
C
TB
The first and last comparison table words must be in the same data area. (The
length of the comparison table varies according to the settings.)
CTBL(63) cannot be used if the PC Setup (DM 6611) is set to pulse output
mode.
CTBL(63) is used to register comparison tables and start comparison for high-
speed counters. The following table shows the functions of CTBL(63).
Unit/Board
CPU Unit
Pulse I/O Board
Absolute Encoder Interface Board Absolute high-speed counters 1 and 2
High-speed Counter Board
The description of CTBL(63) operation is divided into two parts. Refer to
page 243 for a description of operation for the CPU Unit, Pulse I/O Board, and
Absolute Encoder Interface Board. Refer to page 248 for details on CTBL(63)
operation with the High-speed Counter Board.
When the execution condition is OFF, CTBL(63) is not executed. When the
execution condition is ON, CTBL(63) registers a comparison table for use with
the high-speed counter PV. Depending on the value of C, comparison with the
high-speed counter PV can begin immediately or it can be started separately
with INI(61).
The port specifier (P) specifies the high-speed counter that will be used in the
comparison.
Unit/Board
CPU Unit
Pulse I/O Board
(See notes 1 and 2)
Absolute Encoder
Interface Board
(See note 1)
1. The Pulse I/O Board and Absolute Encoder Interface Board must be in-
stalled in slot 2.
2. When a Pulse I/O Board is being used, the mode for ports 1 and 2 must be
set to high-speed counter mode in DM 6611 of the PC Setup. CTBL(63)
cannot be used if the mode is set to simple positioning mode.
Operand Data Areas
000 to 004 or 101 to 104
TB: First comparison table word
IR, SR, AR, DM, EM, HR, LR
High-speed counter 0 (IR 00004 to IR 00006)
High-speed counters 1 and 2
High-speed counters 1 to 4
Function
High-speed counter 0 (built-in)
High-speed counter 1
High-speed counter 2
High-speed counter 1
High-speed counter 2
Section 5-16
P: Port specifier
C: Control data
000 to 003
Function
Port specifier (P)
000
001
002
001
002
243

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CQM1H - PROGRAM and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Sysmac cqm1h seriesSysmac cqm1h-cpu series

Table of Contents

Save PDF