Omron CQM1H - PROGRAM Programming Manual page 110

Programmable controllers; inner boards
Table of Contents

Advertisement

High-speed Counter Board
25313 (Always ON)
00000
@CTBL(63)
@SPED(64)
25313 (Always ON)
@ANDW(34)
25313 (Always ON)
@CMP(20)
25506
Equals Flag
25313 (Always ON)
@CMP(20)
25506
Equals Flag
25313 (Always ON)
@CMP(20)
25506
Equals Flag
As shown in the following programming example, the frequency of the contact
pulse output is changed from the value of 500 Hz set when CTBL(63) is exe-
cuted to 200 Hz, 100 Hz, and then 0 Hz when IR 05000, IR 05001, and then
IR 05002 turn ON.
Keeps the Reset Bit for the high-
AR 0500
speed counter ON.
Reset Bit
Specifies target comparison for
high-speed counter 1 in slot 2,,
001
registers a target value compari-
son table, and begins compari-
000
son starting at DM 0000.
DM 0000
Sets continuous contact pulse
output from output position 02 at
020
500 Hz and starts pulse output.
001
#0050
ANDs the contents of the bit pat-
tern stored in IR 240 and stores
#0FFF
the result in DM 0100.
240
Compares DM 0100 to #0100.
DM 0100
#0100
Turns ON IR 05000 if DM 0100
05000
contains #0100.
Compares DM 0100 to #0201.
DM 0100
#0201
Turns ON IR 05001 if DM 0100
05001
contains #0201.
Compares DM 0100 to #0402.
DM 0100
#0402
Turns ON IR 05002 if DM 0100
05002
contains #0402.
DM 0000: 0003
Three comparison conditions
DM 0001: 2500
Target value: 2,500
DM 0002: 0000
DM 0003: 0100
Bit pattern (1)
DM 0004: 7500
Target value: 7,500
DM 0005: 0000
DM 0006: 0201
Bit pattern (2)
DM 0007: 0000
Target value 2: 10,000
DM 0008: 0001
DM 0009: 0402
Bit pattern (3)
Section 2-1
85

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sysmac cqm1h seriesSysmac cqm1h-cpu series

Table of Contents