NEC V850ES/SA2 UPD703201 Manual page 334

32-bit single-chip microcontrollers
Table of Contents

Advertisement

(2) Clocked serial interface clock selection register n (CSICn)
The CSICn register is an 8-bit register that controls the transmit operation of CSIn.
This register can be read or written in 8-bit units.
Caution The CSICn register can only be overwritten after CSIEn is cleared to 0 in the CSIMn register.
After reset:
00H
CSICn
0
CKPn
0
0
1
1
CKSn2
0
0
0
0
1
1
1
1
Notes 1. CSIC4: V850ES/SA3 only
2. m = 2 when n = 0
m = 3 when n = 1
m = 4 when n = 2
m = 5 when n = 3
m = 5 when n = 4 (V850ES/SA3 only)
334
CHAPTER 12 SERIAL INTERFACE FUNCTION
R/W
Address:
CSIC0: FFFFFD01H, CSIC1: FFFFFD11H, CSIC2: FFFFFD21H
CSIC3: FFFFFD31H, CSIC4
0
0
CKPn
DAPn
Specification of data transmission/reception timing for SCKn
0
SCKn (I/O)
SOn (output)
SIn capture
1
SCKn (I/O)
SOn (output)
SIn capture
0
SCKn (I/O)
SOn (output)
SIn capture
1
SCKn (I/O)
SOn (output)
SIn capture
CKSn1
CKSn0
Input clock
0
0
f
/2
XX
0
1
f
/4
XX
1
0
f
/8
XX
1
1
f
/16
XX
0
0
f
/32
XX
0
1
f
/64
XX
1
0
TOm output
1
1
External clock (SCKn)
Preliminary User's Manual U15905EJ1V0UD
Note 1
: FFFFFD41H
DAPn
CKSn2
CKSn1
D7
D6
D5
D4
D3
D2
D7
D6
D5
D4
D3
D2
D1
D7
D6
D5
D4
D3
D2
D7
D6
D5
D4
D3
D2
D1
Mode
Master mode
Master mode
Master mode
Master mode
Master mode
Master mode
Note 2
Master mode
Slave mode
CKSn0
D1
D0
D0
D1
D0
D0

Advertisement

Table of Contents
loading

Table of Contents