Download Print this page

Toshiba TLCS-900/H1 Series Manual page 452

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

(3) UART data transfer format
Table 3.21.7 to Table 3.21.12 show the supported frequency, data transfer format,
baud rate modification commands, operation commands, version management
information, and frequency measurement result with data storing location,
respectively.
Please also refer to the description of boot program operation in the following pages.
6.00
MHz
Note: Internal PLL (Clock multiplier) is not used.
Byte Number
to Transfer
Boot
1st byte
Matching data (5AH)
ROM
2nd byte
3rd byte
to
6th byte
7th byte
8th byte
Baud rate modification command
9th byte
(Refer to Table 3.21.9)
10th byte
User program
to
Intel Hex format (binary)
n'th − 4 byte
n'th − 3 byte
n'th − 2 byte
n'th − 1 byte
User program start command (C0H)
(Refer to Table 3.21.10)
n'th byte
RAM
Branch to user program start address
"Error code × 3" means sending error code 3 times. For example, when error code is 62H,
TMP92CH21 sends 62H 3 times. (For error code, refer to (4)-b.)
Table 3.21.7 Supported Frequency (f
8.00
9.00
10.00
16.00
MHz
MHz
MHz
MHz
Table 3.21.8 Transfer Format
Transfer Data from PC to
TMP92CH21
92CH21-450
)
OSCH
20.00
22.579
25.00
32.00
MHz
MHz
MHz
Baud Rate Transfer Data from TMP92CH21 to
− (Frequency measurement and baud
9600 bps
rate auto set)
OK: Echo back data (5AH)
Error: Nothing transmitted
Version management information
(Refer to Table 3.21.11)
Frequency information
(Refer to Table 3.21.12)
OK: Echo back data
Error: Error code × 3
New
Error: Stop operation by checksum error
baud rate
OK: SUM (High)
(Refer (6) − c)
OK: SUM (Low)
OK: Echo back data (C0H)
Error: Error code × 3
TMP92CH21
33.868
36.00
40.00
MHz
MHz
MHz
MHz
PC
2009-06-19

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21