Download Print this page

Toshiba TLCS-900/H1 Series Manual page 372

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

3.14.5.3 Program sample (4K color TFT)
; ********PORT settings *********
ld
(PACR), 78h
ld
(PLFC), 0ffh
ld
(PLCR), 0f0h
ld
(PKFC), 0bh
ld
(PCCR), 0c0h
ld
(PCFC), 0c0h
; ********LCD settings*********
ld
(LCDSCC), 100
ld
(LCDCCR0), 00h
ld
(LCDCCR1), 00h
ld
(LCDCCR2), 00h
ld
(LCDSIZE), 74h
ld
(LCDFFP), 49h
ld
(LCDMODE0), 059h
ld
(LCDMODE1), 01h
ld
(LCDCTL0), 02h
ld
(LCDCTL1), 00h
ld
(LSARCL), 00h
ld
(LSARCM), 00h
ld
(LSARCH), 40h
ld
(LSARAL), 00h
ld
(LSARAM), 00h
ld
(LSARAH), 00h
ld
(LSARBL), 00h
ld
(LSARBM), 00h
ld
(LSARBH), 00h
ld
(CMNAL), 00h
ld
(CMNAH), 00h
ld
(CMNBL), 00h
ld
(CMNBH), 00h
ld
(LCDCTL0), 03h
; LD11-LD8 set
; LD7-LD0 set
;
Output mode
;
LBCD, LLP, LCP0
;
PC6: LDIV (for TFT) PC7: LCP1
;
PC6: LDIV
; Counter set (refresh rate:50Hz at fc = 40MHz)
;
;
;
; 320 com × 256 seg
; 320 com
; SRAM, TFT 4096 color
;
Invalid 8bit A type
;
(FP bit8=1)
;
SCP0,SCP1:negedge, BCD:↓
; C area (enable)
;
;
; A area (disable)
;
;
; B area (disable)
;
;
; A area Row number
; B area Row number
;
; START (FP bit8 = 1)
92CH21-370
TMP92CH21
2009-06-19

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21