Download Print this page

Toshiba TLCS-900/H1 Series Manual page 405

Original cmos 32-bit microcontroller
Hide thumbs Also See for TLCS-900/H1 Series:

Advertisement

TMP92CH21
3.17.4.2 NAND-Flash ECC-code Read Register (ND0ECCRD and ND1ECCRD)
7
0
ECC-code
R
: Type
: Default
Bit (s)
Mnemonic
Field Name
Description
7:0
ECC-code
ECC-code
Read calculated ECC data.
Note 1: Both ND0ECCRD and ND1ECCRD are assigned to the same address. The NDCR<CHSEL> register
determines which channel is accessed.
Figure 3.17.3 NAND-Flash ECC-code Read Register (ND0ECCRD and ND1ECCRD)
2009-06-19
92CH21-403

Advertisement

loading

This manual is also suitable for:

Tmp92ch21fgJtmp92ch21