Intel S7000FC4UR Technical Product Specification page 162

Hide thumbs Also See for S7000FC4UR:
Table of Contents

Advertisement

BIOS Initialization
Command
Set Memory RAS
Request:
Redundancy State
Byte 1 — RAS Domain Selector
0000b = Sparing
0001b = Mirroring
0010b:1111b = Reserved
Byte 2 — RAS Domain State
00b = Redundant
01b = Non-redundant, sufficient resources
10b = Non-redundant, insufficient resources
11b = Reserved
Response:
Byte 1 — Completion code
Set Memory RAS
Request:
Configuration
Byte 1 – Sparing domain enable mask
Byte 2 – Mirroring domain enable mask
Response:
Byte 1 – Completion code
140
Request / Response Data
[7:4]: Domain Type
[3:0]: Domain Instance (1-based)
[7:2]: Reserved
[1:0]: Specific State
[7:0] – Bit set indicates associated domain
enabled
[7:0] – Bit set indicates associated domain
enabled
Intel order number E18291-001
ESB2 BMC Core TPS
Description
This command is used by BIOS to inform
the BMC of Memory RAS redundancy
state.
Domain Instance is:
Bit 0 for Branch 0
Bit 1 for Branch 1
Bit 0 for mirroring enabled between
Branch 0 and Branch 1 – this is the
only possible configuration for
mirroring.
RAS Domain State definition is:
Redundant = Domain is redundant
and working properly.
Non-redundant, sufficient resources
= Domain has a failure, but is still
operational. For example, a
FBDIMM has failed and the spare
FBDIMMs are being used.
Non-redundant, insufficient
resources = Domain has a failure
and is now unable to operate. For
example, a sparing domain in non-
redundant mode with sufficient
resources. A spare FBDIMM fails,
causing the system to be
inoperable.
This command is used by the BIOS to
inform the BMC of the Memory RAS
redundancy state.
Each domain has an associated BMC
entity presence sensor whose state is
controlled by its associated mask bit
state.
Sparing Domain Enable Mask is:
[0] = Memory Branch 0 has DIMMs
marked for sparing
[1] = Memory Branch 1 has DIMMs
marked for sparing
Mirroring Domain Enable Mask is:
[0] = Memory Branches 0 and 1 are
mirrored (only possible configuration
on the chipset MCH).
Revision 1.0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents