Mitsubishi Electric MELSEC iQ-R User Manual page 201

High speed analog-digital converter module
Hide thumbs Also See for MELSEC iQ-R:
Table of Contents

Advertisement

Mode switching setting
Medium speed
Low speed
Set a setting value for the mode to be switched.
Switching mode
Buffer memory address
Normal mode
Offset/gain setting mode
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
Mode switching setting
■Enabling the setting
Turn on and off 'Operating condition setting request' (Y9).
■After the mode is switched
When the mode is switched, this area is cleared to 0 and 'Operating condition setting completed flag' (X9) turns off.
After checking that 'Operating condition setting completed flag' (X9) is off, turn off 'Operating condition setting request' (Y9).
• If a value other than the above is set, the mode is not switched but only the operating condition is changed.
• In the normal mode (high speed: 1s/CH), the simultaneous conversion mode, or the inter-module
synchronization mode, a mode switching request error (alarm code: 0D00H) occurs when 'Operating
condition setting request' (Y9) is turned on and the mode is not switched.
Input signal error detection auto-clear enable/disable setting
Medium speed
Low speed
Set whether to enable or disable the auto-clearing of an input signal error detected with the input signal error detection
function.
For details on the input signal error detection function, refer to the following.
Page 60 Input Signal Error Detection Function
Setting value
0
1
If a value other than the above is set, the value is regarded as Disable (1).
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
Input signal error detection auto-clear enable/disable setting
■Enabling the setting
Turn on and off 'Operating condition setting request' (Y9).
■Default value
The default value is Disable (1).
Setting value
296
5260H
4144H
CH1
296, 297
Simultaneous
Synchronization
conversion
Setting details
Enable
Disable
CH1
302
297
4144H
5260H
CH2
CH3
CH2
CH3
Appendix 3 Buffer Memory Areas
CH4
A
CH4
APPX
199

Advertisement

Table of Contents
loading

Table of Contents