Hitachi H8/3637 Hardware Manual page 196

TCG Clear Timing: TCG can be cleared at the rising edge, falling edge, or both edges of the
external input capture signal. Figure 9.12 shows the timing for clearing at both edges.
External input
capture signal
Internal input
capture signal F
Internal input
capture signal R
TCG
Timer G Operation States: Table 9.10 summarizes the timer G operation states.
Table 9.10 Timer G Operation States
Operation Mode
TCG Input
capture
Interval
ICRGF
ICRGR
TMG
Note: * In active mode and sleep mode, if ø
system clock and internal clock are not synchronized with each other, a synchronization
circuit is used. This may result in a count cycle error of up to 1/ø (s). In subactive mode and
subsleep mode, if ø
ø/SUB (ø /2, ø
W
ø /2. If any other internal clock is chosen, TCG and the noise canceller circuit will not run,
W
and the input capture function will not operate.
N
Figure 9.12 TCG Clear Timing
Reset Active
Reset Functions* Functions* Halted
Reset Functions* Functions* Retained
Reset Functions* Functions* Retained
Reset Functions* Functions* Retained
Reset Functions
/2 is selected as the TCG internal clock, regardless of the subclock
W
/4, ø /8) TCG and the noise canceller circuit run on an internal clock of
W W
H'00
Sleep Watch
Retained Retained
/2 is selected as the TCG internal clock, since the
W
N
Sub- Sub-
active sleep
Functions/ Functions/
Halted* Halted*
Functions/ Functions/
Halted* Halted*
Functions/ Functions/
Halted* Halted*
Functions/ Functions/
Halted* Halted*
Functions Retained Retained
H'00
Standby
Halted
Halted
Retained
Retained
191