Status Saving Sequence; Segment Trap/Interrupt Acknowledge Cycle - ZiLOG System 8000 Hardware Reference Manual

CPU
Zilog
CPU
..
~---/------
~ ~,--.:-_-.a
__
,
~~.==~r_._. ~
I _nc!""
STAJIS
I
T, T, T, T, •••••••••• T. T,
~~J1.I
iiiiJ-:--"::::::' : :::"
-:1:"
:::::1::"-
:::::::::::....,7~CJ---,.-\r--"--_-
_- _ -_-_-_--- . . . . .
C
iv-};
1,1'
\
~
t=
j
i
I I
I I
I
_o..-J/,......-------------~I
I i i
all
i
i\
-n
~-----------~I
3
- - m o I
- - i -
i
ii_~i---------~
\
/
i
-:::po----
I
< -
}
-- I
Figure 6-4· Segment Trap/Interrupt Acknowledge Cycle
6.4.1. Status Saving Sequence: The machine cycles follow-
ing the interrupt acknowledge or segment trap acknowledge
cycle push the old status information on the system stack in
the following order: the 16 bit program counter, the 7-bit
segment number, the flag and control word, and finally the
interrupt/trap identifier. Subsequent machine cycles fetch
the new program status from the program status area, and
then branch to theillterrupt trap service routine.
6-5
Zilog
6-5