Cpu Filter L3 Control Packet Settings - D-Link Xstack DES-3528 Series Reference Manual

Stackable fast ethernet switch web ui
Hide thumbs Also See for Xstack DES-3528 Series:
Table of Contents

Advertisement

xStack® DES-3528/DES-3552 Series Layer 2 Managed Stackable Fast Ethernet Switch Web UI Reference Guide
Click the Find button to locate a specific entry based on the information entered.
Click the View All button to display all the existing entries.
Click the
Packet Statistics
link to view the IGMP Snooping Counter Table.
After clicking the
Packet Statistics
link, the following page will appear:
Figure 4-52 Browse IGMP Snooping Counter window
Click the Clear Counter button to clear all the information displayed in the fields.
Click the Refresh button to refresh the display table so that new information will appear.
Click the <<Back button to return to the previous page.

CPU Filter L3 Control Packet Settings

The CPU Filter L3 Control Packet Settings is used to discard the Layer 3 control packets sent to CPU from specific
ports.
Figure 4-53 Method of dealing with the specified packet
The above figure displays how the Switch handles the specified packets when enabling the function.
To configure these settings, click L2 Features > IGMP Snooping > CPU Filter L3 Control Packet Settings
116

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xstack des-3552 series

Table of Contents