Xilinx RocketIO User Manual page 33

Product Not Recommended for New Designs
Primitive Attributes
Table 1-6: RocketIO Transceiver Attributes (Continued)
Attribute
RX_BUFFER_USE
RX_CRC_USE,
TX_CRC_USE
RX_DATA_WIDTH,
TX_DATA_WIDTH
RX_DECODE_USE
RX_LOS_INVALID_INCR
RX_LOS_THRESHOLD
RX_LOSS_OF_SYNC_FSM
SERDES_10B
TERMINATION_IMP
TX_BUFFER_USE
TX_CRC_FORCE_VALUE
TX_DIFF_CTRL
TX_PREEMPHASIS
RocketIO™ Transceiver User Guide
UG024 (v3.0) February 22, 2007
Always set to TRUE.
TRUE/FALSE determines if CRC is used or not.
Integer (1, 2, or 4). Relates to the data width of the FPGA fabric interface.
This determines if the 8B/10B decoding is bypassed. FALSE denotes that it
is bypassed.
Power of two in a range of 1 to 128 that denotes the number of valid
characters required to "cancel out" appearance of one invalid character for
loss of sync determination.
Power of two in a range of 4 to 512. When divided by
RX_LOS_INVALID_INCR, denotes the number of invalid characters
required to cause FSM transition to "sync lost" state.
TRUE/FALSE denotes the nature of RXLOSSOFSYNC output.
TRUE: RXLOSSOFSYNC outputs the state of the FSM bits.
See "RXLOSSOFSYNC," page
Denotes whether the reference clock is 1/10 or 1/20 the serial bit rate.
TRUE: 1/10
(Refer to XAPP572
range.)
FALSE: 1/20
FALSE supports a serial bitstream range of 1.0 Gb/s to 3.125 Gb/s.
TRUE supports a range of 600 Mb/s to 1.0 Gb/s.
See "Half-Rate Clocking Scheme," page
Integer (50 or 75). Termination impedance of either 50Ω or 75Ω. Refers to
both the RX and TX.
Always set to TRUE.
8-bit vector. Value to corrupt TX CRC computation when input
TXFORCECRCERR is High. This value is XORed with the correctly
computed CRC value, corrupting the CRC if TX_CRC_FORCE_VALUE is
nonzero. This can be used to test CRC error detection in the receiver
downstream.
An integer value (400, 500, 600, 700, or 800) representing 400 mV, 500 mV,
600 mV, 700 mV, or 800 mV of voltage difference between the differential
lines. Twice this value is the peak-peak voltage.
An integer value (0-3) that sets the output driver pre-emphasis to improve
output waveform shaping for various load conditions. Larger value denotes
stronger pre-emphasis. See pre-emphasis values in
www.xilinx.com
Description
26, for details.
when considering running in this serial
54.
Table 3-2, page
R
104.
33