Ide Controller (Device 20, Function 1); Pci Configuration Registers - AMD SB600 Technical Reference Manual

Register reference manual
Hide thumbs Also See for SB600:
Table of Contents

Advertisement

2.4

IDE Controller (Device 20, Function 1)

2.4.1

PCI Configuration Registers

Bus Master Interface Base Address
Subsystem ID and Subsystem Vendor ID
IDE Legacy DMA (Multi-words DMA) Timing Modes
Field Name
Vendor ID
Vendor ID Register: This register holds a unique 16-bit value assigned to a vendor, and combined with the device
ID it identifies any PCI device.
Field Name
Device ID
©2008 Advanced Micro Devices, Inc.
AMD SB600 Register Reference Manual
Register Name
Vendor ID
Device ID
Command
Status
Revision ID/Class Code
Cache Line Size
Master Latency Timer
Header Type
BIST Mode Type
Base Address 0
Base Address 1
Base Address 2
Base Address 3
Capabilities Pointer
Interrupt Line
Interrupt Pin
Min_gnt
Max_latency
IDE PIO Timing
IDE PIO Control
IDE PIO Mode
IDE Status
IDE Ultra DMA Control
IDE Ultra DMA Status
IDE Ultra DMA Mode
IDE PCI Retry Timing Counter
PCI Error Control
IDE Internal Control
IDE Misc. Control
IDE MSI Programmable Weight
IDE Dynamic Clocking
IDE MSI Control
IDE MSI Address Register
IDE MSI Data Register
Vendor ID - R - 16 bits - [PCI_Reg:00h]
Bits
Default
15:0
1002h
This register holds a unique 16-bit value assigned to a vendor,
and combined with the device ID, it identifies any PCI device.
Device ID - R - 16 bits - [PCI_Reg:02h]
Bits
Default
15:0
438Ch
This register holds a unique 16-bit value assigned to a device,
and combined with the vendor ID it, identifies any PCI device.
Description
Description
IDE Controller (Device 20, Function 1)
Proprietary
Offset Address
00h
02h
04h
06h
08h
0Ch
0Dh
0Eh
0Fh
10h
14h
18h
1Ch
20h
2Ch
34h
3Ch
3Dh
3Eh
3Fh
40h
44h
48h
4Ah
4Ch
54h
55h
56h
60h
61h
62h
64h
68h
6Ch
70h
74h
78h
Page 186

Advertisement

Table of Contents
loading

Table of Contents