AMD SB600 Technical Reference Manual page 158

Register reference manual
Hide thumbs Also See for SB600:
Table of Contents

Advertisement

Field Name
Reserved
Reserved
Field Name
Reserved
Reserved
Field Name
MaskAc97[1:0]
SataClkSelect
AzEnable
AzSnoopEnable
Gpio5ShutdownEn
Reserved
MiscOption register
Field Name
GeventStatus
SmiSciSts0 register
Field Name
LEventStatus
TwarnStatus
Reserved
USBStatus
AC97Status
OtherThermStatus
GPM9Status
PCIeHotPlugStatus
SmiSciSts1 register
©2008 Advanced Micro Devices, Inc.
AMD SB600 Register Reference Manual
Reserved – 8 bits - [PM_Reg: 57h]
Bits
Default
7:0
00h
Reserved – 8 bits - [PM_Reg: 58h]
Bits
Default
7:0
00h
MiscOption - RW – 8 bits - [PM_Reg: 59h]
Bits
Default
1:0
00b
Setting the bit will mask out the ac97 PCI configuration space
(function 5, 6)
2
0b
0-external clock, 1-shared with PCIE 100MHz clock
3
1b
1 – Enable HD AUDIO module
0 – Disable HD AUDIO module
4
0b
When set, HD AUDIO data transfer will not cause the
BM_STS bit to be set and to wake up the CPU from C3 state.
This is used when previous version of SB did not have C
state pop-up/down function. With the new pop-up/down
function in SB600, this function is not necessary and should
not be enabled if the C-state pop-up/down is enabled.
5
0b
Shutdown system if seeing a negative edge on Gpio5
7:6
00b
SmiSciSts0 - RW – 8 bits - [PM_Reg: 5Ah]
Bits
Default
7:0
00h
These bits indicate the SMI# status of the eight general
purpose event signals if they are configured to generate SMI#
followed by SCI
SmiSciSts1 - RW – 8 bits - [PM_Reg: 5Bh]
Bits
Default
0
0b
This bit indicates the SMI# status of the legacy power
management logic if it is configured to generate SMI#
followed by SCI
1
0b
This bit indicates the SMI# status of the Temperature Caution
input if it is configured to generate SMI# followed by SCI
2
0b
3
0b
This bit indicates the SMI# status of the PME# from the
internal USB controller if it is configured to generate SMI#
followed by SCI
4
0b
This bit indicates SMI# status of the PME# from the internal
ac97 controller if it is configured to generate SMI# followed by
SCI
5
0b
This bit indicates the SMI# status of OtherTherm from NB,
fan, etc. if it is configured to generate SMI# followed by SCI
6
0b
This bit indicates the SMI# status of GPM[9] if it is configured
to generate SMI# followed by SCI
7
0b
This bit indicates the SMI# status of PCIeHotPlug if it is
configured to generate SMI# followed by SCI
Description
Description
Description
Description
Description
SMBus Module and ACPI Block (Device 20, Function 0)
Proprietary
Page 158

Advertisement

Table of Contents
loading

Table of Contents