AMD SB600 Technical Reference Manual page 138

Register reference manual
Hide thumbs Also See for SB600:
Table of Contents

Advertisement

Field Name
IdRegister
IdRegister register
Field Name
TALERT
Reserved
TempStatus register
Field Name
Reserved
TempSmiEnable
Reserved
ScratchBit
Reserved
TempInterrupt register
Field Name
Gpoc0Status
Gpoc1Status
Gpoc0_OE_
Gpoc1_OE_
Gpoc2Status
Gpoc3Status
Gpoc2_OE_
Gpoc3_OE_
I2CControl register: Writing to this register controls the output of the four Gpoc outputs (GPOC[3:0]_OE) and
reading returns the status of these pins.
Field Name
GPIO64En
GPIO64OUT
Gpoc[3:2]OUT
ScratchBit
GpmPortSel
Index13 misc control register
©2008 Advanced Micro Devices, Inc.
AMD SB600 Register Reference Manual
IdRegister - R – 8 bits - [IO_Reg: 00h]
Bits
Default
7:0
00h
TempStatus - R – 8 bits - [IO_Reg: 02h]
Bits
Default
0
-
Logical status of TALERT/GPIO64 input.
Read will clear this bit.
7:1
00h
TempInterrupt - RW – 8 bits - [IO_Reg: 03h]
Bits
Default
0
0b
1
0b
1 - Generate SMI# upon TALERT
0 - Do not generate SMI# upon TALERT
2
0b
3
0b
This placebo bit has no function, but it may be used for
software status
7:4
0h
I2CControl - RW – 8 bits - [IO_Reg: 12h]
Bits
Default
0
-
Gpoc0 status. [Read-only]
1
-
Gpoc1 status. [Read-only]
2
1b
1 - Gpoc0 is tristate
0 - Gpoc0 is asserted low
3
1b
1 - Gpoc1 is tristate
0 - Gpoc1 is asserted low
4
-
Gpoc2 status. [Read-only]
5
-
Gpoc3 status. [Read-only]
6
1b
1 - Gpoc2 is tristate
0 - Gpoc2 is output enabled
7
1b
1 – Gpoc3 is tristate
0 – Gpoc3 is output enabled
Index13– 8 bits - [IO_Reg: 13h]
Bits
Default
0
0b
GPIO64 output enable
1 = Enable
0 = Tristate
1
0b
GPIO64 output data
3:2
00b
Gpoc[3:2] output data
5:4
00b
Placebo bit, has no function but may be used for software
status
7:6
00b
00-Read port
01-Output enable
10-Output port
Description
Description
Description
Description
Description
SMBus Module and ACPI Block (Device 20, Function 0)
Proprietary
Page 138

Advertisement

Table of Contents
loading

Table of Contents