Electrical Specifications; Signal Groups; Dc Specifications; Voltage And Current Specifications - Intel CELERON PROCESSOR P4505 - DATASHEET ADDENDUM Datasheet

Hide thumbs Also See for CELERON PROCESSOR P4505 - DATASHEET ADDENDUM:
Table of Contents

Advertisement

Electrical Specifications

4
Electrical Specifications
4.1

Signal Groups

Signals are grouped by buffer type and similar characteristics as listed in
buffer type indicates which signaling technology and specifications apply to the signals.
All the differential signals, and selected DDR3 and Control Sideband signals have On-
Die Termination (ODT) resistors. There are some signals that do not have ODT and
need to be terminated on the board.
Table 10.
Mobile Signal Groups
Signal Group
DDR3 Data Signals
Single ended
Differential
Power/Ground/Other
Single Ended
NOTES:
1.
Refer to
2.
SA and SB refer to DDR3 Channel A and DDR3 Channel B.
All Control Sideband Asynchronous signals are required to be asserted/deasserted for
at least eight BCLKs in order for the processor to recognize the proper signal state. See
Section 4.2
4.2

DC Specifications

The processor DC specifications in this section are defined at the processor
pins, unless noted otherwise. See
Chapter 3
The DC specifications for the DDR3 signals are listed in
4.2.1

Voltage and Current Specifications

Table 11.
DDR3 Signal Group DC Specifications (Sheet 1 of 2)
Symbol
Parameter
V
Input Low Voltage
IL
NOTES:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
V
is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
IL
3.
V
is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
IH
4.
V
and V
may experience excursions above V
IH
OH
specifications.
5.
R
is the termination on the DIMM and in not controlled by the processor.
VTT_TERM
®
TM
Intel
Core
i7-660UE, i7-620LE/UE, i7-610E, i5-520E, i3-330E and Intel
August 2010
Document Number: 323178-003
1
Alpha
Group
2
(e)
DDR3 Bi-directional
(f)
DDR3 Bi-directional
(z)
Other
Chapter 3
for signal description details.
for the DC specifications.
for signal definitions.
Alpha
Group
(e,f)
DDQ
Type
SA_DQ[71:0], SB_DQ[71:0]
SA_DQS[8:0], SA_DQS#[8:0]
SB_DQS[8:0], SB_DQS#[8:0]
DBR#, PROC_DETECT, VCAP0, VCAP1, VCAP2
Chapter 5
for the processor pin listings and
Table
Min
Typ
. However, input signal drivers must comply with the signal quality
®
®
Celeron
Processor P4505, U3405 Series
Table
10. The
Signals
11.
1,9
Max
Units
Notes
0.43*V
V
2,4
DDQ
Datasheet Addendum
25

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CELERON PROCESSOR P4505 - DATASHEET ADDENDUM and is the answer not in the manual?

Questions and answers

Table of Contents