Omron CJ2 CPU UNIT SOFTWARE User Manual page 211

Cj2 cpu unit software
Hide thumbs Also See for CJ2 CPU UNIT SOFTWARE:
Table of Contents

Advertisement

• Serial Communications Units: CJ1W-SCU22, CJ1W-SCU32, and CJ1W-SCU42
Area
Size
TR Area
16 bits
DM Area
32,768 words
EM Area
32,768 words
per bank, 25
banks max. (0
to 18 hex)
Timer Completion
4,096 bits
Flags
Counter Comple-
4,096 bits
tion Flags
Timer PVs
4,096 words
Counter PVs
4,096 words
Task Flag Area
128 bits
*7
16 registers
Index Registers
16 registers
*7
Data Registers
Condition Flags
Example:
Always ON
Flag
Pulse bits
Example: 1 s
Clock Pulse
*7 Index registers and data registers can be used either individually by task or they can be shared by all the tasks.
*8 Banks D to 18 hex of the EM Area were added to expand the EM Area in CJ2 CPU Units. Also, the ability to address bits
in the DM Area and EM Area was also added as a new feature to the CJ2 CPU Units.
Banks D to 18 hex of the EM Area cannot be accessed and bit addresses in the DM Area and EM Area cannot be used by
CPU Bus Units, Special I/O Units, PTs, and Support Software that do not specifically support the CJ2 CPU Units.
Only the following CPU Bus Units and Special I/O Units specifically support the CJ2 CPU Units.
• EtherNet/IP Unit:
• Position Control Units:
• Analog Input Unit:
• Analog Output Unit:
• Serial Communications Units: CJ1W-SCU22, CJ1W-SCU32, and CJ1W-SCU42
*9 Bits in the specified bank and all banks after it can be force-set/reset. (This is called the EM Area force-set/reset function.)
With CJ2H CPU Units, bits in following EM Area banks that are set for automatic address allocation can be force-
set/reset.
CJ2H-CPU64/65(-EIP): E03_0 to E03_32767
CJ2H-CPU65(-EIP): E06_0 to E09_32767
CJ2H-CPU67(-EIP): E07_0 to E0E_32767
CJ2H-CPU68(-EIP): E11_0 to E18_32767
*10 Timer PVs can be refreshed indirectly by force-setting/resetting Timer Completion Flags.
*11 Counter PVs can be refreshed indirectly by force-setting/resetting Counter Completion Flags.
CJ2 CPU Unit Software User's Manual
External
Bit
Range
I/O allo-
access
cation
TR0 to TR15
---
OK
D00000 to
---
OK
D32767
E00_0 to
---
OK
*8
E18_32767
T0 to T4095
---
OK
C0 to C4095
---
OK
T0 to T4095
---
---
C0 to C4095
---
---
TK000 to TK127
---
OK
IR0 to IR15
---
OK
DR0 to DR15
---
No
System symbols
---
OK
in the global sym-
bols table of the
CX-Programmer
(e.g., P_On)
System symbols
---
OK
in the global sym-
bols table of the
CX-Programmer
(e.g., P_1s)
CJ1W-EIP21
CJ1W-NC214, CJ1W-NC234, CJ1W-/NC281, CJ1W-NC414, CJ1W-NC434,
CJ1W-NC481, and CJ1W-NC881
CJ1W-AD042
CJ1W-DA042V
Access
Word
access
Read
Write
---
OK
OK
No
*8
OK
OK
OK
OK
*8
OK
OK
OK
OK
---
OK
OK
OK
---
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
---
OK
No
No
OK
Indi-
Spe-
No
rect
cific
addre
instruct
ssing
ions
only
only
OK
OK
OK
No
---
OK
No
No
---
OK
No
No
6 I/O Memory Areas
Change
Status at
from Pro-
startup
Forcing
gramming
or mode
bit status
Device
change
Cleared
No
Main-
No
tained
Main-
Can be
tained
enabled
with a set-
*9
ting.
Cleared
OK
Main-
OK
tained
Cleared
*10
No
Main-
*11
No
tained
Cleared
No
Cleared
No
Cleared
No
Cleared
No
Cleared
No
Refer-
ence
6-24
6-25
6-28
6-32
6-34
6-32
6-34
6-35
6-36
6-41
6-43
6
6-45
6-5

Advertisement

Table of Contents
loading

Table of Contents