22.2. CIP-51 Register Descriptions
Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits
should always be written to the value indicated in the SFR description. Future product versions may use
these bits to implement new features in which case the reset value of the bit will be the indicated value,
selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sec-
tions of the data sheet associated with their corresponding system function.
SFR Definition 22.1. DPL
Bit
7
Name
Type
0
Reset
SFR Address = 0x82
Bit
Name
Data Pointer Low.
7:0
DPL[7:0]
The DPL register is the low byte of the 16-bit DPTR.
SFR Definition 22.2. DPH
Bit
7
Name
Type
0
Reset
SFR Address = 0x83
Bit
Name
Data Pointer High.
7:0
DPH[7:0]
The DPH register is the high byte of the 16-bit DPTR.
6
5
4
0
0
0
6
5
4
0
0
0
Rev. 1.0
3
2
DPL[7:0]
R/W
0
0
Function
3
2
DPH[7:0]
R/W
0
0
Function
Si4010-C2
1
0
0
0
1
0
0
0
61
Need help?
Do you have a question about the Si4010-C2 and is the answer not in the manual?
Questions and answers